

Description

VOLTAGE DIVIDER FOR INTEGRATED CIRCUITS

BACKGROUND OF INVENTION

[0001] FIELD OF THE INVENTION

[0002] The present invention relates to a voltage divider for an integrated circuit, and in particular to a voltage divider for an integrated circuit that does not include the use of resistors.

[0003] BACKGROUND OF THE INVENTION

[0004] Voltage dividers are often used in integrated circuits to supply a voltage different from that of an available power source. Typically, voltage dividers in integrated circuits are designed using resistors. The most commonly utilized type of resistor in voltage dividers formed on a semiconductor substrate is the P+ poly resistor formed from polysilicon.

[0005] The use of resistors in voltage dividers has known draw-

backs. It is often difficult to form resistors with high resistance when using poly-silicon. Poly-silicon resistors often require a large surface area. As a result, typical resistance values are in the range of 200–300 K Ohms. In addition, when using poly-silicon, the manufacturing process must be altered or require additional processing or masking steps to change the voltage values of the voltage divider. Further, poly-silicon resistors often have high tolerances and high temperature coefficients.

[0006] The use of transistors to divide voltage is also known in the art. However, prior art use of transistors typically requires the use of many transistors. In addition, prior art voltage division using transistors has typically failed to yield accurate and predictable results.

SUMMARY OF INVENTION

[0007] One aspect of the present invention is a voltage divider circuit coupled to a power source having a source voltage and a ground. The voltage divider circuit includes the following: a first transistor including a gate electrode having an area, a source, and a drain; and a second transistor including a gate electrode having an area, a source, and a drain, wherein the second transistor gate electrode is joined with the first transistor source and the first transis-

tor drain. The first transistor gate electrode area and the second transistor gate electrode area differ by a margin greater than a typical manufacturing tolerance for transistor gate electrode areas.

[0008] Another aspect of the present invention is a voltage divider circuit coupled to a power source having a source voltage and a ground. The voltage divider circuit includes the following: a first transistor including a gate electrode having an area, a source, and a drain; and a second transistor including a gate electrode having an area, a source, and a drain, wherein the second transistor gate electrode is joined with the first transistor source and the first transistor drain. The first transistor gate electrode area and the second transistor gate electrode area differ by a margin greater than a typical manufacturing tolerance for transistor gate electrode areas and the first and second transistor gate electrode areas are selected to provide a desired division of the source voltage..

[0009] Still another aspect of the present invention is a method of dividing a power source voltage including the following steps: providing a voltage divider circuit having a first transistor including a first transistor gate electrode having a first transistor gate electrode area and a second transis-

tor including a second transistor gate electrode having a second transistor gate electrode area; applying the power source voltage to the voltage divider circuit; and dividing the power source voltage according to the ratio of the first transistor gate electrode area to the second transistor gate electrode area.

[0010] Another aspect of the present invention is a voltage divider circuit coupled to a power source having a power source voltage and a ground. The voltage divider circuit includes the following: a plurality of transistors, each including a gate electrode having a gate electrode area, a source, and a drain. The source and drain of each of the plurality of transistors is joined with the gate electrode of another of the plurality of transistors and the gate electrode areas are equal.

[0011] Yet another aspect of the present invention is a method of designing a circuit for dividing voltage including the following steps: providing a first transistor including a gate electrode having an area, a source, and a drain; providing a second transistor including a gate electrode having an area, a source, and a drain; selecting the first transistor gate electrode area and the second transistor gate electrode area according to a predetermined ratio between the

areas to provide a desired voltage division; and joining the second transistor gate electrode with the first transistor source and the first transistor drain.

[0012] Other features, utilities and advantages of various embodiments of the invention will be apparent from the following more particular description of embodiments of the invention as illustrated in the accompanying drawings.

BRIEF DESCRIPTION OF DRAWINGS

[0013] For the purpose of illustrating the invention, the drawings show a form of the invention that is presently preferred. However, it should be understood that the present invention is not limited to the precise arrangements and instrumentalities shown in the drawings, wherein:

[0014] FIG. 1 is a circuit diagram including a voltage divider according to one embodiment of the present invention;

[0015] FIG. 2 is a chart of gate currents versus gate voltages for a design example according to the circuit illustrated in FIG. 1;

[0016] FIG. 3 is a chart of the measured V_1 , V_2 , and ΔV values for a design example according to the circuit illustrated in FIG. 1;

[0017] FIG. 4 is a chart of the linearity of ΔV versus V_{DD} for a design example according to the circuit illustrated in FIG. 1;

- [0018] FIGS. 5 is a chart of $\text{Log}(I)$ versus $\text{Log}(V)$ for a design example according to the circuit illustrated in FIG. 1;
- [0019] FIG. 6 is a chart of $\text{Log}(I)$ and $\text{Log}(V)$ versus a 5th degree polynomial fit for a design example according to the circuit illustrated in FIG. 1;
- [0020] FIG. 7 is a chart of $VR=V1/V2$ versus VDD for $R=9$ and for a design example according to the circuit illustrated in FIG. 1;
- [0021] FIG. 8 is a chart of the upper and lower limits of VDD to meet required tolerances on VR for a design example according to the circuit illustrated in FIG. 1;
- [0022] FIG. 9 is a chart of the percent tolerance on VR to meet required upper and lower limits of VDD for a design example according to the circuit illustrated in FIG. 1;
- [0023] FIG. 10 is a circuit diagram including a voltage divider according to one embodiment of the present invention where all transistor gate electrode areas are equal; and
- [0024] FIG. 11 is a chart of $VR=V1/V2$ versus VDD for $R=9$ and for a design example with two transistors having equal gate electrode areas arranged in series.

DETAILED DESCRIPTION

- [0025] The present invention is a voltage divider for integrated circuits that does not include the use of resistors. The fol-

lowing provides a detailed description of drawings illustrating various embodiments of the present invention. Like elements have like element numbers.

[0026] Referring now to the drawings, FIG. 1 illustrates a diagram of a voltage divider circuit 10 according to one embodiment of the present invention. Voltage node VDD is connected with two n-type transistors, NFET1 and NFET2, which are connected in series. NFET1 includes a source 12, a drain 14, a gate electrode 16 having a gate area A1 (not shown), and a p-substrate 18. NFET2 includes a source 20, a drain 22, a gate electrode 24 having a gate area A2 (not shown), and a p-substrate 26. Source 12 and drain 14 of NFET1 are coupled with gate electrode 24 of NFET2. Although the embodiments of the present invention illustrate the use of NFETs, as one skilled in the art will appreciate, the present invention also includes the use of PFETs.

[0027] The voltage difference between NFET1 and NFET2 has a linear function with VDD. As a result, voltage VDD may be divided between NFET1 and NFET2 by properly choosing the ratio between each of the respective transistor gate electrode areas, A1 and A2. Although A1 and A2 will differ slightly according to respective manufacturing tolerance,

the present invention contemplates those instances where the margin between A1 and A2 is greater than the manufacturing tolerances according to a predetermined ratio.

[0028] The following design equations establish the relationship between A1 and A2. The equations may be used to design a voltage divider circuit according to the present invention. The voltage across NFET1, i.e., A1, is represented by V1 and the voltage across NFET2, i.e., A2, is represented by V2. The voltage difference between V1 and V2 is represented by ΔV and the ratio V1/V2 is represented by VR. As follows:

[0029]

$$\begin{aligned} V1 + V2 &= VDD & (1) \\ V1 - V2 &= \Delta V & (2) \\ V1 &= (VDD + \Delta V)/2 & (3) \\ V2 &= (VDD - \Delta V)/2 & (4) \\ V1/V2 &= VR = (VDD + \Delta V)/(VDD - \Delta V) & (5) \\ \Delta V &= VDD \times (VR - 1)/(VR + 1) & (6) \\ V1 &= VDD \times VR/(VR + 1) & (7) \\ R &= A2/A1 & (8) \\ \Delta V/VDD &= (VR - 1)/(VR + 1) & (9) \end{aligned}$$

[0030] DESIGN EXAMPLE

[0031] The following example is presented to demonstrate the design equations established above. Using the following design criteria: $A1 = 100 \mu m^2$, $A2 = 900 \mu m^2$, $R = 9$; oxide thickness = 1.95 nm (as measured by electrical mea-

surements); and range of $V_{DD} = 0$ to $1.5V$, FIGS. 2–4 illustrate measured values for the above-referenced example. Referring now to FIG. 2, the gate currents versus the gate voltages for NFET1 and NFET2 are illustrated. FIG. 3 is a chart of the measured V_1 , V_2 , and ΔV versus V_{DD} at $27^{\circ}C$. FIG. 4 shows the linearity of ΔV versus V_{DD} , at less than a 4% deviation above $0.2V$.

[0032] The gate currents of NFET1 and NFET2 as a function of their respective gate voltages are tunneling currents where the gate current density (e.g. in A/mm^2 of oxide area), is a strong function of gate oxide thickness. The gate tunneling current is directly proportional to the oxide area, as is evident in FIG. 2 when comparing the gate currents of the two transistors with different oxide areas. As shown in FIG. 1, transistors NFET1 and NFET2 are connected in series, thus the current passing through is the same. Accordingly, the voltages across transistors V_1 and V_2 will be different as shown in FIG. 3 and the voltage difference between V_1 and V_2 is ΔV . Transistors NFET1 and NFET2 of FIG. 1 behave as resistors in terms of performing the function of voltage division. As shown in FIG. 4, the difference between voltages V_1 and V_2 , i.e., ΔV is very close to a perfect linear function of the supply voltage

VDD and behaves similar to resistors.

[0033] As follows, to a first degree of fit, as a first iteration, the relationship between voltage and current for NFET1 and NFET2 of the design example may be expressed as:

$$I1 = D1 \times V1^{C1} \text{ and } I2 = D2 \times V2^{C2} \quad (10)$$

[0034] D1 and D2 are constants. I1 and I2 in expression (10) represent a power law relationship. Referring now to FIG. 5, the relationship in expression (10) is illustrated as Log (I) versus Log (V) for NFET1 and NFET 2 with the value of C1 = 3.5177. From expression (9), with I1 = I2, because the transistors are connected in series, the following expressions are obtained in a first iteration:

[0035]
$$V1/VDD = K1 = R^{B1}/(1 + R^{B1}) \quad (11)$$

[0036]
$$V2/VDD = K1/R^{B1} \quad (12)$$

$$VR = V1/V2 = R^{B1} \quad (13)$$

[0037] where $B1 = 1/C1 = 0.2843$. Thus for the design example stated above, as a first iteration, with $R = 9$, $VR = 1.8676$ and $S = \Delta V/ VDD = 0.3026$. Note that when $A1 = A2$, i.e., $R = 1$, $V1 = V2$ and voltage VDD is equally divided between V1 and V2.

[0038] The above example was demonstrated with a first degree of approximation using a power law fit for the relationship

between I and V for NFET1 and NFET2. The following expression takes into account the complex relationship between I and V, which allows the I/V functions illustrated in FIG. 2 to be expressed with a high degree of fit:

[0039]
$$\text{Log (I)} = \sum_{n=0}^n [\text{cn} \times (\text{Log (V)})^n] \quad (14)$$

[0040] Referring now to FIG. 6, using expression (14), the Log of currents I1 and I2 versus the Log of voltages V1 and V2, respectively, for the above-mentioned design criteria, are illustrated. FIG. 6 provides a 5th degree polynomial fit with a deviation between data and fit less than 3.5%. As follows, the polynomial fit in FIG. 6 is represented by the following expression:

[0041]
$$\begin{aligned} \text{Log (I2)} = & -13.387 + [6.1434 \times \text{Log (V2)}] + [2.6286 \times \{\text{Log (V2)}\}^2] \\ & + \\ & [1.3483 \times \{\text{Log (V2)}\}^3] + [0.37073 \times \{\text{Log (V2)}\}^4] + [0.036284 \times \{\text{Log (V2)}\}^5] \end{aligned} \quad (15)$$

Because I1 = I2, the following is obtained:

$$\begin{aligned} \text{Log (I1)} = & -13.387 - \{\text{Log (R)}\} + [6.1434 \times \text{Log (V1)}] + [2.6286 \times \{\text{Log (V1)}\}^2] \\ & + \\ & [1.3483 \times \{\text{Log (V1)}\}^3] + [0.37073 \times \{\text{Log (V1)}\}^4] + [0.036284 \times \{\text{Log (V1)}\}^5] \end{aligned} \quad (16)$$

[0042] The polynomial fit illustrated in FIG. 6 and represented by

expression (15) is valid for $V_1 > 0.14V$ and $V_2 > 0.02V$.

Next, to obtain the precise design value of R , i.e., A_2/A_1 , for a given V_R , i.e., V_1/V_2 , the following steps are taken.

First, the left hand side of expressions (15) and (16) are equal with $I_1 = I_2$, as NFET1 and NFET2 are in series.

[0043] The relationship between gate tunneling current and gate voltage for transistors NFET1 and NFET2, as shown in FIG. 2, is highly non-linear. In order to accurately and analytically determine the design parameters for the voltage divider circuit, one needs to establish an analytical expression relating the gate tunneling current to the gate voltage. To accomplish this task, two approaches with different objectives are demonstrated. The first approach is for simplicity and ease of application without compromising accuracy by more than 5%. The second approach is a more rigorous procedure and provides a higher degree of accuracy. In FIG. 5, the first approach is demonstrated by approximating the relationship between tunneling current and gate voltage with a power law relationship. FIG. 6 demonstrates the second approach where a 5th degree polynomial fit to data is utilized to accurately model the relationship between $\log V$ and $\log I$.

[0044] Then, V_1/V_R is substituted for V_2 in the left hand side of

expression (16) and expression (7) is substituted for V1, thereby expressing V1 in terms of VDD and VR. Thus, for a given value of VDD, the only unknown in expressions (15) and (16) is the area ratio R. As follows:

[0045]
$$[6.1434 \times \text{Log}(V2)] + [2.6286 \times \{\text{Log}(V2)\}^2] + [1.3483 \times \{\text{Log}(V2)\}^3] \quad (17)$$

$$\begin{aligned} & [0.37073 \times \{\text{Log}(V2)\}^4] + [0.036284 \times \{\text{Log}(V2)\}^5] \\ & + \\ & \{\text{Log } R\} - [6.1434 \times \text{Log}(V1)] - [2.6286 \times \{\text{Log}(V1)\}^2] - [1.3483 \times \{\text{Log}(V1)\}^3] \\ & - \\ & [0.37073 \times \{\text{Log}(V1)\}^4] - [0.036284 \times \{\text{Log}(V1)\}^5] = 0 \end{aligned}$$

Considering $V1 = VDD \times VR / (VR + 1)$ and $V2 = VDD / (VR + 1)$, expression (17) may be alternatively expressed as follows:

$$F(R, VDD, VR) = 0 \quad (18)$$

[0046] where F represents the function on the left hand side of expression (17). To solve expression (18) for VR, a desired value is assigned to VDD and R. In the example here, VDD = 0.8V and R = 9. Referring now to FIG. 7, the corresponding solution of expression (18) is illustrated as VDD versus VR. From FIG. 7, VR = 1.789 at VDD = 0.8V. Comparing this exact value for VR with that obtained from the approximate procedure of first iteration, the difference is slightly less than 5%.

[0047] Depending on the design requirements, expression (18)

may be solved either for a range of VDD where a desired % tolerance for VR is known or for a % tolerance for VR where a range of VDD is known. FIG. 8 illustrates the former and FIG. 9 illustrates the latter. In FIG. 8 and FIG. 9, the design values are $R = 9$, $VDD = 0.8V$, and $VR = 1.789$. In FIG. 8, for the design case of $R = 9$, $VR = 1.789$, and $VDD = 0.8V$, the upper limit on VDD is approximately 1.8V at the lower 10% tolerance limit of VR. In FIG. 9, where $VDD = 0.8V$, $VR = 1.789$, and $R = 9$, an upper tolerance limit of approximately 21.5% on VR will result to meet a lower limit on VDD of 0.25V, and a lower limit tolerance on VR of approximately 10% will result to meet an upper limit on VDD of about 1.8V.

[0048] Referring now to FIG. 10, in another embodiment of the present invention, the VDD supply is connected to a series of NFETs, i.e., NFET1, NFET2, . . . , NFETn, having equal gate electrode areas ($A1 \dots An$, respectively). Gate G1 of the first NFET, i.e., NFET1 is joined with VDD. The source S and drain D for each intermediate NFET is connected to the gate electrode G of the subsequent transistor in the series. Source S5 and drain D5 of the last NFET are joined with the ground. Because all of the transistors have equal gate electrode areas, i.e. $A1 = A2 = An$, VDD will be

equally divided between each transistor. Using the scheme illustrated in FIG. 10, the voltage value at each gate electrode G depends on the number of transistors included in the circuit. Connecting NFETs serially in this scheme will cause the voltage across each NFET, i.e., between the gate electrode G and the diffusions, to be a small fraction of VDD. In some configurations, the voltage across each NFET may approach zero, e.g., 100 mV for VDD of 1.0V and ten transistors connected serially. Normally, a low voltage causes a loss of surface inversion for an NFET. Surface inversion is generally required to maintain a predictable gate electrode current and to achieve a desired voltage division. To overcome the problems associated with low voltages, type zero threshold voltage NFETs are utilized. With zero threshold voltage NFETs, which are commonly used, surface inversion is maintained even where the gate electrode voltage is zero.

[0049] The alternative embodiment illustrated in FIG. 10 provides a constant ratio between the voltage at each gate electrode G and VDD independent of the power supply tolerances. Referring now to FIG. 11, VDD versus VR is illustrated for two NFETs connected in series according to the scheme illustrated in FIG. 10. As explained above, VR is

constant along the range of VDD.

[0050] The voltage divider circuit according to the present invention allows voltage to be precisely divided without the use of resistor elements. In one embodiment, two NFETs connected in series and having different gate electrode areas, A1 and A2, are connected to a supply source VDD. The voltage difference between the two transistors has a linear function with VDD, and the voltage VDD is divided between the two NFETs to any desired ratio by properly choosing the ratio between A1 and A2. A voltage divider circuit according to the present invention has a low temperature coefficient, i.e., approximately 3% over the range of 0°C to 105°C. In addition, there is no minimum area requirement for the gate electrode area A.

[0051] While the present invention has been described in connection with specified embodiments, it will be understood that it is not so limited. On the contrary, it is intended to cover all alternatives, modifications and equivalents as may be included within the spirit and scope of the invention as defined in the appended claims.